- Đây là code chương trình.
#include <xc.h>
#include <stdio.h>
#include <stdlib.h>
#include <string.h>
#define _XTAL_FREQ 8000000
// CONFIG1L
#pragma config PLLDIV = 1 // PLL Prescaler Selection bits (No prescale (4 MHz oscillator input drives PLL directly))
#pragma config CPUDIV = OSC1_PLL2// System Clock Postscaler Selection bits ([Primary Oscillator Src: /1][96 MHz PLL Src: /2])
#pragma config USBDIV = 1 // USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1) (USB clock source comes directly from the primary oscillator block with no postscale)
// CONFIG1H
#pragma config FOSC = HS // Oscillator Selection bits (HS oscillator (HS))
#pragma config FCMEN = OFF // Fail-Safe Clock Monitor Enable bit (Fail-Safe Clock Monitor disabled)
#pragma config IESO = OFF // Internal/External Oscillator Switchover bit (Oscillator Switchover mode disabled)
// CONFIG2L
#pragma config PWRT = OFF // Power-up Timer Enable bit (PWRT disabled)
#pragma config BOR = OFF // Brown-out Reset Enable bits (Brown-out Reset disabled in hardware and software)
#pragma config BORV = 3 // Brown-out Reset Voltage bits (Minimum setting)
#pragma config VREGEN = OFF // USB Voltage Regulator Enable bit (USB voltage regulator disabled)
// CONFIG2H
#pragma config WDT = OFF // Watchdog Timer Enable bit (WDT disabled (control is placed on the SWDTEN bit))
#pragma config WDTPS = 32768 // Watchdog Timer Postscale Select bits (1:32768)
// CONFIG3H
#pragma config CCP2MX = OFF // CCP2 MUX bit (CCP2 input/output is multiplexed with RB3)
#pragma config PBADEN = OFF // PORTB A/D Enable bit (PORTB<4:0> pins are configured as digital I/O on Reset)
#pragma config LPT1OSC = OFF // Low-Power Timer 1 Oscillator Enable bit (Timer1 configured for higher power operation)
#pragma config MCLRE = OFF // MCLR Pin Enable bit (RE3 input pin enabled; MCLR pin disabled)
// CONFIG4L
#pragma config STVREN = OFF // Stack Full/Underflow Reset Enable bit (Stack full/underflow will not cause Reset)
#pragma config LVP = OFF // Single-Supply ICSP Enable bit (Single-Supply ICSP disabled)
#pragma config ICPRT = OFF // Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit (ICPORT disabled)
#pragma config XINST = OFF // Extended Instruction Set Enable bit (Instruction set extension and Indexed Addressing mode disabled (Legacy mode))
// CONFIG5L
#pragma config CP0 = OFF // Code Protection bit (Block 0 (000800-001FFFh) is not code-protected)
#pragma config CP1 = OFF // Code Protection bit (Block 1 (002000-003FFFh) is not code-protected)
#pragma config CP2 = OFF // Code Protection bit (Block 2 (004000-005FFFh) is not code-protected)
#pragma config CP3 = OFF // Code Protection bit (Block 3 (006000-007FFFh) is not code-protected)
// CONFIG5H
#pragma config CPB = OFF // Boot Block Code Protection bit (Boot block (000000-0007FFh) is not code-protected)
#pragma config CPD = OFF // Data EEPROM Code Protection bit (Data EEPROM is not code-protected)
// CONFIG6L
#pragma config WRT0 = OFF // Write Protection bit (Block 0 (000800-001FFFh) is not write-protected)
#pragma config WRT1 = OFF // Write Protection bit (Block 1 (002000-003FFFh) is not write-protected)
#pragma config WRT2 = OFF // Write Protection bit (Block 2 (004000-005FFFh) is not write-protected)
#pragma config WRT3 = OFF // Write Protection bit (Block 3 (006000-007FFFh) is not write-protected)
// CONFIG6H
#pragma config WRTC = OFF // Configuration Register Write Protection bit (Configuration registers (300000-3000FFh) are not write-protected)
#pragma config WRTB = OFF // Boot Block Write Protection bit (Boot block (000000-0007FFh) is not write-protected)
#pragma config WRTD = OFF // Data EEPROM Write Protection bit (Data EEPROM is not write-protected)
// CONFIG7L
#pragma config EBTR0 = OFF // Table Read Protection bit (Block 0 (000800-001FFFh) is not protected from table reads executed in other blocks)
#pragma config EBTR1 = OFF // Table Read Protection bit (Block 1 (002000-003FFFh) is not protected from table reads executed in other blocks)
#pragma config EBTR2 = OFF // Table Read Protection bit (Block 2 (004000-005FFFh) is not protected from table reads executed in other blocks)
#pragma config EBTR3 = OFF // Table Read Protection bit (Block 3 (006000-007FFFh) is not protected from table reads executed in other blocks)
// CONFIG7H
#pragma config EBTRB = OFF // Boot Block Table Read Protection bit (Boot block (000000-0007FFh) is not protected from table reads executed in other blocks)
void GPIO_init(void);// goi ham xuat nhap
void delay_ms(unsigned int i);
unsigned int i;
void main (void)
{
GPIO_init(); //
unsigned char i,I,J,CD,D,Y,X;
while(1)
{
// left
PORTD = 0X01;
for(i=0;i<8;i++)
{
delay_ms(300);
PORTD = PORTD<<1;
}
// right
delay_ms(300);
PORTD = 0X80;
for(i=0;i<8;i++)
{
delay_ms(300);
PORTD = PORTD>>1;
}
// left 2
PORTD = 0X03;
for(i=0;i<4;i++)
{
delay_ms(300);
PORTD = PORTD<<2;
}
// right 2
PORTD = 0XC0;
for(i=0;i<4;i++)
{
delay_ms(300);
PORTD = PORTD>>2;
}
// chase left
delay_ms(300);
PORTD = 0X00;
for(i=0;i<9;i++)
{
delay_ms(300);
PORTD = PORTD>>1;
PORTD = PORTD | 0X80;
}
// chase right
delay_ms(300);
PORTD = 0X00;
for(i=0;i<9;i++)
{
delay_ms(300);
PORTD = PORTD<<1;
PORTD = PORTD | 1;
}
// chase on left
delay_ms(300);
PORTD = 0X00;
for(i=0;i<9;i++)
{
delay_ms(300);
PORTD = (PORTD<<1) | 0X01;
}
// chase off left
delay_ms(300);
for(i=0;i<9;i++)
{
delay_ms(300);
PORTD = PORTD<<1;
}
// chase right on and off
delay_ms(300);
X=0X00000000;
for(I=0;I<8;I++)
{
X=(X<<1)+0X01;
PORTD = X;
delay_ms(300);
}
for(I=0;I<8;I++)
{
X=(X>>1);
PORTD = X;
delay_ms(300);
}
// don 1
delay_ms(300);
CD=0X00000000;
for ( J=8;J>0;J--)
{
D=0X00000001;
for(I=0;I<J;I++)
{
Y=CD+D;
PORTD = (Y);
delay_ms(300);
D=(D<<1);
}
CD=Y;
}
// don 2
delay_ms(300);
CD=0X00;
for ( J=4;J>0;J--)
{
delay_ms(300);
D=0X03;//0x03
for(I=0;I<J;I++)
{
delay_ms(100);
Y=CD+D;
PORTD = (Y);
delay_ms(300);
D=(D<<2);
}
CD=Y;
}
}
}
void GPIO_init(void)
{
TRISD = 0X00; // cho porta la output
PORTD = 0X00; //
}
void delay_ms(unsigned int i)
{
for(i=0;i<10;i++)
{
__delay_ms(30);
}
}
#include <stdio.h>
#include <stdlib.h>
#include <string.h>
#define _XTAL_FREQ 8000000
// CONFIG1L
#pragma config PLLDIV = 1 // PLL Prescaler Selection bits (No prescale (4 MHz oscillator input drives PLL directly))
#pragma config CPUDIV = OSC1_PLL2// System Clock Postscaler Selection bits ([Primary Oscillator Src: /1][96 MHz PLL Src: /2])
#pragma config USBDIV = 1 // USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1) (USB clock source comes directly from the primary oscillator block with no postscale)
// CONFIG1H
#pragma config FOSC = HS // Oscillator Selection bits (HS oscillator (HS))
#pragma config FCMEN = OFF // Fail-Safe Clock Monitor Enable bit (Fail-Safe Clock Monitor disabled)
#pragma config IESO = OFF // Internal/External Oscillator Switchover bit (Oscillator Switchover mode disabled)
// CONFIG2L
#pragma config PWRT = OFF // Power-up Timer Enable bit (PWRT disabled)
#pragma config BOR = OFF // Brown-out Reset Enable bits (Brown-out Reset disabled in hardware and software)
#pragma config BORV = 3 // Brown-out Reset Voltage bits (Minimum setting)
#pragma config VREGEN = OFF // USB Voltage Regulator Enable bit (USB voltage regulator disabled)
// CONFIG2H
#pragma config WDT = OFF // Watchdog Timer Enable bit (WDT disabled (control is placed on the SWDTEN bit))
#pragma config WDTPS = 32768 // Watchdog Timer Postscale Select bits (1:32768)
// CONFIG3H
#pragma config CCP2MX = OFF // CCP2 MUX bit (CCP2 input/output is multiplexed with RB3)
#pragma config PBADEN = OFF // PORTB A/D Enable bit (PORTB<4:0> pins are configured as digital I/O on Reset)
#pragma config LPT1OSC = OFF // Low-Power Timer 1 Oscillator Enable bit (Timer1 configured for higher power operation)
#pragma config MCLRE = OFF // MCLR Pin Enable bit (RE3 input pin enabled; MCLR pin disabled)
// CONFIG4L
#pragma config STVREN = OFF // Stack Full/Underflow Reset Enable bit (Stack full/underflow will not cause Reset)
#pragma config LVP = OFF // Single-Supply ICSP Enable bit (Single-Supply ICSP disabled)
#pragma config ICPRT = OFF // Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit (ICPORT disabled)
#pragma config XINST = OFF // Extended Instruction Set Enable bit (Instruction set extension and Indexed Addressing mode disabled (Legacy mode))
// CONFIG5L
#pragma config CP0 = OFF // Code Protection bit (Block 0 (000800-001FFFh) is not code-protected)
#pragma config CP1 = OFF // Code Protection bit (Block 1 (002000-003FFFh) is not code-protected)
#pragma config CP2 = OFF // Code Protection bit (Block 2 (004000-005FFFh) is not code-protected)
#pragma config CP3 = OFF // Code Protection bit (Block 3 (006000-007FFFh) is not code-protected)
// CONFIG5H
#pragma config CPB = OFF // Boot Block Code Protection bit (Boot block (000000-0007FFh) is not code-protected)
#pragma config CPD = OFF // Data EEPROM Code Protection bit (Data EEPROM is not code-protected)
// CONFIG6L
#pragma config WRT0 = OFF // Write Protection bit (Block 0 (000800-001FFFh) is not write-protected)
#pragma config WRT1 = OFF // Write Protection bit (Block 1 (002000-003FFFh) is not write-protected)
#pragma config WRT2 = OFF // Write Protection bit (Block 2 (004000-005FFFh) is not write-protected)
#pragma config WRT3 = OFF // Write Protection bit (Block 3 (006000-007FFFh) is not write-protected)
// CONFIG6H
#pragma config WRTC = OFF // Configuration Register Write Protection bit (Configuration registers (300000-3000FFh) are not write-protected)
#pragma config WRTB = OFF // Boot Block Write Protection bit (Boot block (000000-0007FFh) is not write-protected)
#pragma config WRTD = OFF // Data EEPROM Write Protection bit (Data EEPROM is not write-protected)
// CONFIG7L
#pragma config EBTR0 = OFF // Table Read Protection bit (Block 0 (000800-001FFFh) is not protected from table reads executed in other blocks)
#pragma config EBTR1 = OFF // Table Read Protection bit (Block 1 (002000-003FFFh) is not protected from table reads executed in other blocks)
#pragma config EBTR2 = OFF // Table Read Protection bit (Block 2 (004000-005FFFh) is not protected from table reads executed in other blocks)
#pragma config EBTR3 = OFF // Table Read Protection bit (Block 3 (006000-007FFFh) is not protected from table reads executed in other blocks)
// CONFIG7H
#pragma config EBTRB = OFF // Boot Block Table Read Protection bit (Boot block (000000-0007FFh) is not protected from table reads executed in other blocks)
void GPIO_init(void);// goi ham xuat nhap
void delay_ms(unsigned int i);
unsigned int i;
void main (void)
{
GPIO_init(); //
unsigned char i,I,J,CD,D,Y,X;
while(1)
{
// left
PORTD = 0X01;
for(i=0;i<8;i++)
{
delay_ms(300);
PORTD = PORTD<<1;
}
// right
delay_ms(300);
PORTD = 0X80;
for(i=0;i<8;i++)
{
delay_ms(300);
PORTD = PORTD>>1;
}
// left 2
PORTD = 0X03;
for(i=0;i<4;i++)
{
delay_ms(300);
PORTD = PORTD<<2;
}
// right 2
PORTD = 0XC0;
for(i=0;i<4;i++)
{
delay_ms(300);
PORTD = PORTD>>2;
}
// chase left
delay_ms(300);
PORTD = 0X00;
for(i=0;i<9;i++)
{
delay_ms(300);
PORTD = PORTD>>1;
PORTD = PORTD | 0X80;
}
// chase right
delay_ms(300);
PORTD = 0X00;
for(i=0;i<9;i++)
{
delay_ms(300);
PORTD = PORTD<<1;
PORTD = PORTD | 1;
}
// chase on left
delay_ms(300);
PORTD = 0X00;
for(i=0;i<9;i++)
{
delay_ms(300);
PORTD = (PORTD<<1) | 0X01;
}
// chase off left
delay_ms(300);
for(i=0;i<9;i++)
{
delay_ms(300);
PORTD = PORTD<<1;
}
// chase right on and off
delay_ms(300);
X=0X00000000;
for(I=0;I<8;I++)
{
X=(X<<1)+0X01;
PORTD = X;
delay_ms(300);
}
for(I=0;I<8;I++)
{
X=(X>>1);
PORTD = X;
delay_ms(300);
}
// don 1
delay_ms(300);
CD=0X00000000;
for ( J=8;J>0;J--)
{
D=0X00000001;
for(I=0;I<J;I++)
{
Y=CD+D;
PORTD = (Y);
delay_ms(300);
D=(D<<1);
}
CD=Y;
}
// don 2
delay_ms(300);
CD=0X00;
for ( J=4;J>0;J--)
{
delay_ms(300);
D=0X03;//0x03
for(I=0;I<J;I++)
{
delay_ms(100);
Y=CD+D;
PORTD = (Y);
delay_ms(300);
D=(D<<2);
}
CD=Y;
}
}
}
void GPIO_init(void)
{
TRISD = 0X00; // cho porta la output
PORTD = 0X00; //
}
void delay_ms(unsigned int i)
{
for(i=0;i<10;i++)
{
__delay_ms(30);
}
}
- Đây là ảnh mô phỏng protues.
- Đây là video mô phỏng.
EmoticonEmoticon